Chip for multifunction contactless cards with function only read with 64 bit EPROM

The IZ2804-5 is intended for application in the RF identification systems. The circuit is powered by an external coil which is placed in an electromagnetic field, which is electromagnetic oscillation with the frequency 100 - 150 kHz. Master clock also received (separated) from the same field. By turning on and off the amplitude modulation current, the chip will send back the 64 bits of information contained in the memory array.

Data transfer ratio 64 periods of carrier frequency per data bit. Data is coded by the Manchester code

Application areas: access control systems in buildings, automotive guard systems, domestic animals ID systems.

Main features

• Contactless data exchange.

• Power supply from the external aerial (coil), placed in the electromagnetic field, (electromagnetic oscillations with the frequency of 125 kHz).

• Internal DC voltage limitation to prevent identifier tag fail in power electromagnetic field

- 64 bit one time programmed memory.
- data storage without power supply (non-volantive memory).
- Data transfer by means of amplitude modulation.
- Manchester coding of data.
- Temperature range from minus 45 to plus 85 ℃.
- ESD protection up to 2000 V.



Contact pad number	Symbol	Function		
01	COIL1	Coil connection I/O		
02	COIL2	Coil connection I/O		
03	GND	Common		
04	V _{CC}	Power supply		
Note $-$ Contact pads V _{CC} , GND are purposed only for testing during IC manufacturing and are not used by customer				

Table 1 – Contact pad description




Fig. 1 – Block diagram



Table 2 Maximum ratings

Symbol	Parameter	Target		Unit	
Symbol	Falameter	min	max	Offic	
U _{cc} *	Power supply voltage	- 0,3	—	V	
I _I	Input current	-	30	mA	
f _{COIL}	Operating frequency	-	-	kHz	
T _a	Ambient temperature	- 60	125	°C	
* Internal power supply voltage rectified from external coil voltage Max supply voltage not exceed 4,5V at $I_I \le 10$ mA (limitation is provided by design)					


Table 3 Recommended operation modes

Symbol	Parameter	Target		Unit	
Symbol	i arameter	min	max	Offic	
U _{cc} *	Power supply voltage	1,7	4,5	V	
I _I	Input current	_	10	mA	
f _{COIL}	Operating frequency	100	150	kHz	
Ta	Operating ambient temperature	- 45	85	°C	
* Internal power supply voltage rectified from external coil voltage Max supply voltage not exceed 4,5V at $I_1 \le 10$ mA (limitation is provided by design)					


Table 4 – Electric parameters

Symbol	Parameter	Mode of testing	Value		Ambient tem-	Unit
Symbol	i alametei	Mode of testing	min	max	perature,°C	Onit
I _{cc}	Consumption current	U _{CC} = 1,7 V	-	<u>1,35</u> 1,50	<u>25±10</u> 85	uA
Imod	Current of modula- tor	$U_{\rm CC} = 2.8 \ { m V}$	<u>0,7</u> 0,6	-	-45	mA
C _{RES}	Resonance capac- ity	f _{COIL} = 125 kHz	455	495	25±10	pF
r	Reading range	f _{COIL} = 125 kHz	9,0	-		cm





D1 – integrated circuit L1 – inductance coil 3,38 mH (C_{RES} = 480 pF) P1 – reader ATAK2270 or 6H10D




Operation


At chip hit in the field of the reader reading of contents of ROM, and after reading of the last of 64 bits of memory is carried out reading repeats on a cycle, since the first bit until the chip will be in the field of the reader. The continuous flow in following of data is created.

Data from the chip to a reader transferred by means of amplitude modulation of carrier frequency. Manchester coding used to represent data bits.

Read mode timing diagram is shown at Fig. 3.



 $Toc = 1/f_{COIL}$





Memory structure

Structure of data memory is shown at Fig. 4.

The memory contains 64 bits divided in five groups:

- 9 bits are used for the header, ROM area ("111111111");
- 10 row parity bits (P0-P9);
- 4 column parity bits (PC0-PC3);
- 40 data bits (D00-D93);
- 1 stop bit set to logic 0.

The header is composed of the 9 first bits which are all programmed to "1".

The header is followed by 10 data rows each consist of 4 data bits and 1 row parity bit. The last row consists of 4 column parity bits and 1 stop-bit S0 which is written to "0".


Row parity bit is set to "0" if row contain even number of bits programmed to "1", otherwise row parity bit is set to "1". So data array (except header) is arrange in such way that dataflow never contain more than four "1"-bits in succession. The exception - 9 bits of header programmed to "1" divides continuous dataflow to 64 bits units and serves to organize the synchronization with the reader.

Bits D_{00} - D_{03} , D_{10} - D_{13} (8 bits) define version and customer identification code. The rest of bits D_{20} - D_{93} (32 bits) – data bits, define «unique code» of chip, (see Fig. 4).



Header			"444	0008 11111"	(Cell number)	-	
-	09	10		12	(Cell state) 13	-	
е		10	11	12	$P_0 =$		
Customer code	D ₀₀ (Cell address)	D ₀₁	D ₀₂	D ₀₃	D ₀₀ ^D ₀₁ ^D ₀₂ ^D		
tome	14	15	16	17	03 18	-	
Cus	D ₁₀	D ₁₁	D ₁₂	D ₁₃	$P_1 = D_{10}^{0} D_{11}^{0} D_{12}^{0} D_{12}^{0}$		
	19	20	21	22	13 23	-	
	D ₂₀	D ₂₁	D ₂₂	D ₂₃	$P_2 = D_{20}^{0} D_{21}^{0} D_{22}^{0} D_{22}^{0}$		
	24	25	26	27	23 28	-	
	D ₃₀	D ₃₁	D ₃₂	D ₃₃	$P_3 = D_{30}^{A} D_{31}^{A} D_{32}^{A} D$		
	29	30	31	32	³³ 33	-	
e cnp	D ₄₀	D ₄₁	D ₄₂	D ₄₃	$P_4 = D_{40}^{A} D_{41}^{A} D_{42}^{A} D$		
	34	35	36	37	43 38	: -	
Unique code (number) of the chip	D ₅₀	D ₅₁	D ₅₂	D ₅₃	$P_5 = D_{50}^{0} D_{51}^{0} D_{52}^{0} D_{52}$		
unu	39	40	41	42	53 43	-	
anna :	D ₆₀	D ₆₁	D ₆₂	D ₆₃	$P_6 = D_{60}^{A} D_{61}^{A} D_{62}^{A} D_{62}^{A}$		
due	44	45	46	47	63 48	-	
5	D ₇₀	D ₇₁	D ₇₂	D ₇₃	$P_7 = D_{70}^{10} D_{71}^{10} D_{72}^{10} D_{72}^{70}$)	
	49	50	51	52	⁷³ 53	-	
	D ₈₀	D ₈₁	D ₈₂	D ₈₃	$P_8 = D_{80}^{A} D_{81}^{A} D_{82}^{A} D_{83}^{A}$	>	
	54	55	56	57	⁸³ 58		
	D ₉₀	D ₉₁	D ₉₂	D ₉₃	P ₉ = D ₉₀ ^D ₉₁ ^D ₉₂ ^D ₉₃		
	59	60	61	62	63	j	
control	$\begin{array}{l} PC_0 = D_{00} ^{D} D_{10} ^{A} \\ ^{A} D_{20} ^{A} D_{30} ^{A} D_{40} ^{A} \\ ^{A} D_{50} ^{A} D_{60} ^{A} \\ ^{A} D_{70} ^{A} D_{80} ^{A} D_{90} \end{array}$	$PC_{1} = D_{01} \wedge D_{11} \wedge A_{21} \wedge D_{31} \wedge D_{41} \wedge A_{51} \wedge D_{61} \wedge A_{71} \wedge D_{71} \wedge D_{81} \wedge D_{91}$	$PC_{2} = D_{02}^{A}D_{12}^{A} \\ ^{A}D_{22}^{A}D_{32}^{A}D_{42}^{A} \\ ^{A}D_{52}^{A}D_{62}^{A} \\ ^{A}D_{72}^{A}D_{82}^{A}D_{92}$	$\begin{array}{c} PC_{3} = \\ D_{03} \wedge D_{13} \wedge \\ \wedge D_{23} \wedge D_{33} \wedge D_{43} \wedge \\ \wedge D_{53} \wedge D_{63} \wedge \\ \wedge D_{73} \wedge D_{83} \wedge D_{93} \end{array}$	S0 = 0		

Note - ^ - «XOR» logic operation





Manchester code

There is always a transition from HIGH to LOW or from LOW to HIGH in the middle of bit period. At the transition from LOW to HIGH logic bit "1" is transmitted, at the transition from HIGH to LOW logic bit "0" is transmitted. (see Fig. 5).





Fig. 5 Manchester code





Technological mark "IZ2804SM" coordinates (mm): left bottom corner x = 0,320, y = 0,410 Die thickness $0,18\pm0,01$ mm.

Contact pad number	Coordinates (Left bottom corner), mm		Contact pad dimen-		
	Х	Y	sions, mm		
01	0,174	0,086	0,092 x 0,092		
02	0,615	0,086	0,092 x 0,092		
03	0,732	0,405	0,072 x 0,072		
04	0,075	0,395	0,072 x 0,072		
Note: Contact pad coordinates and size are indicated under «Passivation» layer					

Fig. 6 - Chip and contact pad layout

