IN74LS161

Synchronous 4 Bit Counters; Binary, Direct Reset


This synchronous, presettable counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change conicident with each other when so instructed by the count-enable inputs and internal gating.

This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input wave form.


This counter is fully programmable; that is the outputs may be preset to either level. As presetting is synchronous setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two counter-enable inputs and a ripple carry output. Both countenable inputs (ENABLE P and ENABLE T) must be high to count, and ENABLE T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high level portion of the QA output. The high-level overflow ripple carry pulse can be enable successive cascaded stages. Transitions at the ENPor ENT are allowed regardless of the level of the clock input.


- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs



PIN ASSIGNMENT



LOGIC DIAGRAM



PIN $16 = V_{CC}$ PIN 8 = GND



FUNCTION TABLE

	Inputs			Outputs					
Reset	Load	Enable P	Enable T	Clock	Q0	Q1	Q2	Q3	Function
L	X	X	X	X	L	L	L	L	Reset to "0"
Н	L	X	X	۲	P 0	P1	P2	P3	Preset Data
Н	Н	X	L	۲	No change		No count		
Н	Н	L	X	۲	No change			No count	
Н	Н	Н	Н	۲	Count up			Count	
Н	X	X	X	٦	No change			No count	

X=don't care

P0,P1,P2,P3 = logic level of Data inputs

Ripple Carry Out = Enable T \bullet Q0 \bullet Q1 \bullet Q2 \bullet Q3

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	7.0	V
Vin	Input Voltage	7.0	V
Vout	Output Voltage	5.5	V
Tstg	Storage Temperature Range	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit	
Vcc	Supply Voltage			5.25	V	
V _{IH}	High Level Input Voltage				V	
VIL	Low Level Input Voltage			0.8	V	
Іон	High Level Output Current			-0.4	mA	
Iol	Low Level Output Current			8.0	mA	
fclock	Clock frequency			25	MHz	
tw(clock)	Width of clock pulse				ns	
tw(reset)	Width of reset pulse				ns	
		Data inputs P0, P1, P2, P3	20		ns	
tsu	Setup time	Enable P or T	20			
		Load	20			
th	Hold time at any input				ns	
TA	Ambient Temperature Range			+70	°C	



DC ELECTRICAL CHARACTERISTICS over full operating conditions

					Guarant	eed Limit		
Symbol	Pa	arameter	Test	Conditions	Min	Max	Unit	
Vik	Input Clan	ıp Voltage	Vcc = min, I	$I_{\rm IN} = -18 \text{ mA}$		-1.5	V	
Voh	High Leve	l Output Voltage	Vcc = min, I	$_{OH} = -0.4 \text{ mA}$	2.7		V	
Vol	Low Level	Output Voltage	$V_{CC} = min, I$	$f_{OL} = 4 \text{ mA}$		0.4	V	
			Vcc = min, I	$f_{OL} = 8 \text{ mA}$		0.5		
Іпн	High Leve	High Level Input Current		Data or enable P		20	μΑ	
			$V_{\rm IN} = 2.7 \text{ V}$	Load, clock or enable T		40		
				Reset		20		
			Vcc = max	Data or enable P		0.1	mA	
			$V_{IN} = 7.0 V$	Load, clock or enable T		0.2		
				Reset		0.1		
IIL	IIL Low Level Input Current		$V_{CC} = max$	Data or enable P		-0.4	mA	
			$V_{IN} = 0.4 \text{ V}$	Load, clock or enable T Reset		-0.8		
Io	Output Short Circuit Current		Vcc = max, (Note 1)	$V_0 = 0 V$	-20	-100	mA	
Icc	Supply Current	All outputs high	$V_{CC} = max (Note 2)$			31	mA	
		All outputs low $V_{CC} = \max (\text{Note 3})$		Note 3)		32		

Note 1: Not more than one output should be shorted at a time, and the duration should not exceed one second.



Note 2: Icch is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 3: Iccl is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

AC ELECTRICAL CHARACTERISTICS ($T_A=25^{\circ}C$, $V_{CC}=5.0$ V, $C_L=15$ pF, $R_L=2$ k Ω , $t_r=15$ ns, $t_f=6.0$ ns)

Symbol	Parameter	Min	Max	Unit
t PLH	Propagation Delay, Clock to Ripple carry		35	ns
t PHL	Propagation Delay, Clock to Ripple carry		35	ns
t PLH	Propagation Delay, Clock (load input high) to Any Q		24	ns
t PHL	Propagation Delay, Clock (load input high) to Any Q		27	ns
t PLH	Propagation Delay, Clock (load input low) to Any Q		24	ns
t PHL	Propagation Delay, Clock (load input low) to Any Q		27	ns
t PLH	Propagation Delay, Enable T to Ripple carry		14	ns
t PHL	Propagation Delay, Enable T to Ripple carry		14	ns
t PHL	Propagation Delay, Reset to Any Q		28	ns





Figure 1. Switching Waveform

Figure 2. Switching Waveform







Figure 3. Switching Waveform


Figure 4. Switching Waveform





NOTES A. C_L includes probe and jig capacitance. B. All diodes are 1N916 or 1N3064.

Figure 5. Test Circuit



Sequence illustrated in waveforms:

- 1. Reset outputs to zero.
- 2. Preset to binary twelve.
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two.
- 4. Inhibit.

Figure 7. Timing Diagram

