IN74AC74


Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

The IN74AC74 is identical in pinout to the LS/ALS74, HC/HCT74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.


This device consists of two D flip-flops with individual Set, Reset, and Clock inputs. Information at a D-input is transferred to the corresponding Q output on the next positive going edge of the clock input. Both Q and \overline{Q} outputs are available from each flip-flop. The Set and Reset inputs are asynchronous.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- High Noise Immunity Characteristic of CMOS Devices
- Outputs Source/Sink 24 mA

LOGIC DIAGRAM



 $\begin{array}{l} \text{PIN 14} = V_{CC} \\ \text{PIN 7} = \text{GND} \end{array}$



PIN ASSIGNMENT

RESET 1	1.	14	v _{cc}
DATA 1	2	13	RESET 2
CLOCK 1 [3	12	DATA2
SET 1 [4	11	CLOCK 2
Q1 [5	10	SET 2
$\overline{Q1}$	6	9	Q2
GND [7	8	$\overline{Q2}$

FUNCTION TABLE

Inputs				Ou	tputs	
Set	Reset	Clock	Data	Q	Q	
L	Н	Х	Х	Н	L	
Н	L	Х	Х	L	Н	
L	L	Х	Х	H^{*}	H^*	
Н	Н	$\$	Н	Н	L	
Н	Н	$\$	L	L	Н	
Н	Н	L	Х	No Change		
Н	Н	Н	Х	No Change		
Н	Н	/	Х	No Change		

*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously. X = don't care

INTEGRAL

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
$V_{\rm IN}$	DC Input Voltage (Referenced to GND)	-0.5 to Vcc +0.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to Vcc +0.5	V
IIN	DC Input Current, per Pin	±20	mA
Iout	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC Supply Current, Vcc and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

MAXIMUM RATINGS*

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
VIN, VOUT	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	V
Tı	Junction Temperature (PDIP)			140	°C
Та	Operating Temperature, All Package Types		-40	+85	°C
Іон	Output Current - High			-24	mA
Iol	Output Current - Low			24	mA
tr, tf	(except Schmitt Inputs)	Vcc =3.0 V Vcc =4.5 V Vcc =5.5 V	0 0 0	150 40 25	ns/V

 $^{*}V{\ensuremath{\text{\rm N}}\xspace}\xspace$ from 30% to 70% $V{\ensuremath{\text{\rm CC}}\xspace}$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $V_{\rm CC}$). Unused outputs must be left open.



			Vcc	Guarant	eed Limits	
Symbol	Parameter	Test Conditions	v	25 °C	-40°C to 85°C	Unit
Vih	Minimum High- Level Input Voltage	Vout=0.1 V or Vcc-0.1 V	3.0 4.5 5.5	2.1 3.15 3.85	2.1 3.15 3.85	V
Vil	Maximum Low - Level Input Voltage	Vout=0.1 V or Vcc-0.1 V	3.0 4.5 5.5	0.9 1.35 1.65	0.9 1.35 1.65	V
Vон	Minimum High- Level Output Voltage	Iout \leq -50 μ A	3.0 4.5 5.5	2.9 4.4 5.4	2.9 4.4 5.4	V
		$V_{IN} = V_{IH}$ or V_{IL} IoH = -12 mA IoH = -24 mA IoH = -24 mA	3.0 4.5 5.5	2.56 3.86 4.86	2.46 3.76 4.76	
Vol	Maximum Low- Level Output Voltage	Iout $\leq 50 \ \mu A$	3.0 4.5 5.5	$0.1 \\ 0.1 \\ 0.1$	0.1 0.1 0.1	V
		$V_{IN} = V_{IH}$ or V_{IL} IoL = 12 mA IoL = 24 mA IoL = 24 mA	3.0 4.5 5.5	0.36 0.36 0.36	0.44 0.44 0.44	
IIN	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	5.5	±0.1	±1.0	μΑ
Iold	+ Minimum Dynamic Output Current	Vold=1.65 V Max	5.5		75	mA
Іонд	+Minimum Dynamic Output Current	V _{OHD} =3.85 V Min	5.5		-75	mA
Icc	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND	5.5	4.0	40	μΑ

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

* All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.

Note: In and Icc @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V Vcc



		Vcc*	(Guaranteed Limits			
Symbol	Parameter	V	25 °C -40°C to 85°C		Unit		
			Min	Max	Min	Max	
f _{max}	Clock Frequency (Figure 1)	3.3 5.0	100 140		95 125		MHz
t plh	Propagation Delay, Clock to Q or \overline{Q} (Figure 1)	3.3 5.0	4.5 3.5	13.5 10.0	4.0 3.0	16.0 10.5	ns
t phl	Propagation Delay, Clock to Q or \overline{Q} (Figure 1)	3.3 5.0	3.5 2.5	14.0 10.0	3.5 2.5	14.5 10.5	ns
t plh	Propagation Delay, Set or Reset to Q or \overline{Q} (Figure 2)	3.3 5.0	5.0 3.5	12.5 9.0	4.0 3.0	13.0 10.0	ns
t phl	Propagation Delay, Set or Reset to Q or \overline{Q} (Figure 2)	3.3 5.0	4.0 3.0	12.0 9.5	3.5 2.5	13.5 10.5	ns
Cin	Maximum Input Capacitance	5.0	4	.5	4.	5	pF

AC ELECTRICAL CHARACTERISTICS(CL=50pF,Input tr=tf=3.0 ns)

		Typical @25°C,Vcc=5.0 V	
Cpd	Power Dissipation Capacitance	35	pF

*Voltage Range 3.3 V is 3.3 V ± 0.3 V

Voltage Range 5.0 V is 5.0 V ± 0.5 V

TIMING REQUIREMENTS(CL=50pF,Input tr=tf=3.0 ns)

		Vcc^*	Guaranteed Limits		
Symbol	Parameter	V	25 °C	-40°C to 85°C	Unit
tsu	Minimum Setup Time, Data to Clock (Figure 3)	3.3 5.0	4.0 3.0	4.5 3.0	ns
th	Minimum Hold Time, Clock to Data (Figure 3)	3.3 5.0	0.5 0.5	0.5 0.5	ns
tw	Minimum Pulse Width, Clock, Set or Reset (Figures 1,2)	3.3 5.0	5.5 4.5	7.0 5.0	ns
trec	Minimum Recovery Time, Set or Reset to Clock (Figure 2)	3.3 5.0	0 0	0 0	ns

*Voltage Range 3.3 V is 3.3 V ± 0.3 V

Voltage Range 5.0 V is 5.0 V ± 0.5 V






Figure 1. Switching Waveform

Figure 2. Switching Waveform




Figure 3. Switching Waveform

EXPANDED LOGIC DIAGRAM

