## Dual J-K Flip-Flop with Set and Reset

## High-Speed Silicon-Gate CMOS

The IN74AC109 is identical in pinout to the LS/ALS109,HC/HCT109. The device inputs are compatible with standard CMOS outputs, with pullup resistors, they are compatible with LS/ALS outputs.

This device consists of two J- $\overline{\mathrm{K}}$ flip-flops with individual set, reset, and clock inputs. Changes at the inputs are reflected at the outputs with the next low-to-high transition of the clock. Both Q to Q outputs are available from each flip-flop.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: $1.0 \mu \mathrm{~A} ; 0.1 \mu \mathrm{~A} @ 25^{\circ} \mathrm{C}$
- High Noise Immunity Characteristic of CMOS Devices
- Outputs Source/Sink 24 mA


## LOGIC DIAGRAM



PIN $16=V_{\text {CC }}$
PIN $8=$ GND


## PIN ASSIGNMENT

| RESET 1 1- | 16 | $\mathrm{v}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| J1 2 | 15 | RESET 2 |
| $\overline{\mathrm{K} 1} \mathrm{C}_{3}$ | 14 | J2 |
| CLOCK 144 | 13 | $\overline{\mathrm{K} 2}$ |
| SET 185 | 12 | CLOCK 2 |
| Q1 6 | 11 | SET 2 |
| Q1 ${ }^{1}$ | 10 | Q2 |
| GND 8 | 9 | - 2 |

FUNCTION TABLE

| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set | Reset | Clock | J | $\overline{\mathrm{K}}$ | Q | $\overline{\mathrm{Q}}$ |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | $\mathrm{H}^{*}$ | $\mathrm{H}^{*}$ |
| H | H | $\checkmark$ | L | L | L | H |
| H | H | $\checkmark$ | H | L |  |  |
| H | H | $\checkmark$ | L | H |  | ange |
| H | H | $\checkmark$ | H | H | H | L |
| H | H | L | X | X |  | ange |

X = Don't care
*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

## MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| Vin | DC Input Voltage (Referenced to GND) | -0.5 to $\mathrm{Vcc}+0.5$ | V |
| Vout | DC Output Voltage (Referenced to GND) | -0.5 to $\mathrm{Vcc}+0.5$ | V |
| IIN | DC Input Current, per Pin | $\pm 20$ | mA |
| Iout | DC Output Sink/Source Current, per Pin | $\pm 50$ | mA |
| Icc | DC Supply Current, Vcc and GND Pins | $\pm 50$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ | $\begin{aligned} & \hline 750 \\ & 500 \\ & \hline \end{aligned}$ | mW |
| Tstg | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) | 260 | ${ }^{\circ} \mathrm{C}$ |

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
SOIC Package: : $-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VCC | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V |
| Vin, Vout | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | Vcc | V |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature (PDIP) |  | 140 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature, All Package Types | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Ioн | Output Current - High |  | -24 | mA |
| IoL | Output Current - Low |  | 24 | mA |
| tr, $\mathrm{tf}^{\text {f }}$ | Input Rise and Fall Time * $\mathrm{V}_{\mathrm{Cc}}=3.0 \mathrm{~V}$ <br> (except Schmitt Inputs) $\mathrm{V}_{\mathrm{Cc}}=4.5 \mathrm{~V}$ <br>  $\mathrm{~V}_{\mathrm{Cc}}=5.5 \mathrm{~V}$ | 0 0 0 | $\begin{gathered} \hline 150 \\ 40 \\ 25 \\ \hline \end{gathered}$ | ns/V |

* Vin from $30 \%$ to $70 \%$ Vcc

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND $\leq$ ( $\mathrm{V}_{\text {IN }}$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\text {cc }}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or Vcc). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limit |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  |
| VIH | Minimum HighLevel Input Voltage | Vout $=0.1 \mathrm{~V}$ or $\mathrm{V}_{\text {cc }}-0.1 \mathrm{~V}$ | $\begin{array}{r} \hline 3.0 \\ 4.5 \\ 5.5 \\ \hline \end{array}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | V |
| VIL | Maximum Low Level Input Voltage | Vout $=0.1 \mathrm{~V}$ or $\mathrm{V}_{\text {cc }}-0.1 \mathrm{~V}$ | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \\ \hline \end{gathered}$ | V |
| Voн | Minimum HighLevel Output Voltage | Iout $\leq-50 \mu \mathrm{~A}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | V |
|  |  | $\begin{aligned} & { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{IoH}=-12 \mathrm{~mA} \\ & \text { IoH }=-24 \mathrm{~mA} \\ & \text { IoH }=-24 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.56 \\ & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 2.46 \\ & 3.76 \\ & 4.76 \end{aligned}$ |  |
| VoL | Maximum LowLevel Output Voltage | Iout $\leq 50 \mu \mathrm{~A}$ | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | V |
|  |  | $\begin{aligned} & { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{IoL}=12 \mathrm{~mA} \\ & \mathrm{IoL}=24 \mathrm{~mA} \\ & \mathrm{IoL}=24 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.36 \\ & 0.36 \\ & 0.36 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \\ & 0.44 \\ & \hline \end{aligned}$ |  |
| In | Maximum Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| IoLD | +Minimum <br> Dynamic Output Current | Vold $=1.65 \mathrm{~V}$ Max | 5.5 |  | 75 | mA |
| Iohd | +Minimum <br> Dynamic Output Current | Vонд $=3.85 \mathrm{~V}$ Min | 5.5 |  | -75 | mA |
| Icc | Maximum Quiescent <br> Supply Current (per Package) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 | 4.0 | 40 | $\mu \mathrm{A}$ |

*All outputs loaded; thresholds on input associated with output under test.
+Maximum test duration 2.0 ms , one output loaded at a time.
Note: In and Icc @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V Vcc

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}\right)$

| Symbol | Parameter | $\begin{gathered} \mathrm{VCC}^{*} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limits |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $25^{\circ} \mathrm{C}$ |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Max | Min | Max |  |
| fmax | Maximum Clock Frequency (Figure 1) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 125 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 125 \end{aligned}$ |  | MHz |
| tple | Propagation Delay, Clock to Q or $\overline{\mathrm{Q}}$ <br> (Figure 1) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 13.5 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & \hline 3.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 16.0 \\ & 10.5 \end{aligned}$ | ns |
| tphl | Propagation Delay, Clock to Q or $\overline{\mathrm{Q}}$ <br> (Figure 1) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 14.0 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 14.5 \\ & 10.5 \end{aligned}$ | ns |
| tply | Propagation Delay, Set or Reset to Q or $\overline{\mathrm{Q}}$ (Figure 2) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.5 \\ & \hline \end{aligned}$ | $\begin{gathered} 12.0 \\ 9.0 \end{gathered}$ | $\begin{aligned} & \hline 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 10.0 \\ & \hline \end{aligned}$ | ns |
| tpHL | Propagation Delay, Set or Reset to Q or $\overline{\mathrm{Q}}$ (Figure 2) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{gathered} 12.0 \\ 9.5 \end{gathered}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 13.5 \\ & 10.5 \end{aligned}$ | ns |
| Cin | Maximum Input Capacitance | 5.0 | 4.5 |  | 4.5 |  | pF |


| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | Typical @25${ }^{\circ} \mathrm{C}, \mathrm{V} \mathrm{CC}=5.0 \mathrm{~V}$ |  |
| :---: | :---: | :---: | :---: |
|  | pF |  |  |

*Voltage Range 3.3 V is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$
Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

TIMING REQUIREMENTS $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{tr}_{\mathrm{f}}=3.0 \mathrm{~ns}\right)$

| Symbol | Parameter | $\begin{gathered} \mathrm{VCC}^{*} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $25^{\circ} \mathrm{C}$ | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  |
| $\mathrm{tsu}^{\text {su }}$ | Minimum Setup Time, J or $\overline{\mathrm{K}}$ to Clock (Figure 3) | $\begin{aligned} & \hline 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 5.0 \end{aligned}$ | ns |
| th | Minimum Hold Time, Clock to J or $\overline{\mathrm{K}}$ (Figure 3) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{gathered} \hline 0 \\ 0.5 \end{gathered}$ | $\begin{gathered} \hline 0 \\ 0.5 \end{gathered}$ | ns |
| tw | Minimum Pulse Width, Set, Reset, Clock (Figures 1,2) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | ns |
| trec | Minimum Recovery Time, Set or Reset to Clock (Figure 2) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | ns |

*Voltage Range 3.3 V is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$
Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$


Figure 1. Switching Waveform


Figure 2. Switching Waveform


Figure 3. Switching Waveform

EXPANDED LOGIC DIAGRAM


